Skip to Main content Skip to Navigation
Conference papers

Latch optimization in circuits generated from high-level descriptions

Abstract : In a gate-level description of a finite state machine (FSM), there is a tradeoff between the number of latches and the size of the logic implementing the next-state and output functions. Typically, an initial implementation is generated via explicit state assignment or translation from a high-level language, and the tradeoff is subsequently only lightly explored. We efficiently explore good latch/logic tradeoffs for large designs generated from high-level specifications. We reduce the number of latches while controlling the logic size. We demonstrate the efficacy of our techniques on some large industrial examples.
Document type :
Conference papers
Complete list of metadata
Contributor : Magalie Prudon Connect in order to contact the contributor
Submitted on : Wednesday, August 31, 2011 - 5:06:50 PM
Last modification on : Friday, February 4, 2022 - 3:11:32 AM

Links full text



Ellen M. Sentovich, Horia Toma, Gérard Berry. Latch optimization in circuits generated from high-level descriptions. Proceedings of the 1996 IEEE/ACM International Conference on Computer-Aided Design, Nov 1996, San Jose, CA, United States. pp.428-435 - ISBN: 0-8186-7597-7, ⟨10.1109/ICCAD.1996.569833⟩. ⟨hal-00618122⟩



Record views