Accéder directement au contenu Accéder directement à la navigation
Communication dans un congrès

Latch optimization in circuits generated from high-level descriptions

Abstract : In a gate-level description of a finite state machine (FSM), there is a tradeoff between the number of latches and the size of the logic implementing the next-state and output functions. Typically, an initial implementation is generated via explicit state assignment or translation from a high-level language, and the tradeoff is subsequently only lightly explored. We efficiently explore good latch/logic tradeoffs for large designs generated from high-level specifications. We reduce the number of latches while controlling the logic size. We demonstrate the efficacy of our techniques on some large industrial examples.
Type de document :
Communication dans un congrès
Liste complète des métadonnées

https://hal-mines-paristech.archives-ouvertes.fr/hal-00618122
Contributeur : Magalie Prudon <>
Soumis le : mercredi 31 août 2011 - 17:06:50
Dernière modification le : jeudi 24 septembre 2020 - 17:22:33

Identifiants

Citation

Ellen M. Sentovich, Horia Toma, Gérard Berry. Latch optimization in circuits generated from high-level descriptions. Proceedings of the 1996 IEEE/ACM International Conference on Computer-Aided Design, Nov 1996, San Jose, CA, United States. pp.428-435 - ISBN: 0-8186-7597-7, ⟨10.1109/ICCAD.1996.569833⟩. ⟨hal-00618122⟩

Partager

Métriques

Consultations de la notice

274