Static Compilation Analysis for Host-Accelerator Communication Optimization, Workshops on Languages and Compilers for Parallel Computing, 2010. ,
DOI : 10.1007/978-3-642-36036-7_16
URL : https://hal.archives-ouvertes.fr/hal-00743496
Heterogeneous Multicore Parallel Programming for Graphics Processing Units, Scientific Programming, vol.17, issue.4, pp.325-336, 2009. ,
DOI : 10.1155/2009/784893
Interprocedural Array Region Analyses, International Journal of Parallel Programming, vol.2, issue.3, pp.513-546, 1996. ,
DOI : 10.1007/BF03356758
URL : https://hal.archives-ouvertes.fr/hal-00752611
Building Source-to-Source compilers for Heterogenous targets, 2011. ,
hiCUDA: a high-level directive-based language for GPU programming, Proceedings of 2nd Workshop on General Purpose Processing on Graphics Processing Units, pp.52-61, 2009. ,
Semantical interprocedural parallelization: an overview of the PIPS project, International Conference on Supercomputing, ICS, pp.244-251, 1991. ,
URL : https://hal.archives-ouvertes.fr/hal-00984684
A unified semantic approach for the vectorization and parallelization of generalized reductions, Proceedings of the 3rd international conference on Supercomputing , ICS '89, pp.186-194, 1989. ,
DOI : 10.1145/318789.318810
OpenMPC: Extended OpenMP programming and tuning for GPUs, SC '10, pp.1-11, 2010. ,
OpenMP to GPGPU: a compiler framework for automatic translation and optimization, PPoPP, 2009. ,
OMPCUDA : OpenMP Execution Framework for CUDA Based on Omni OpenMP Compiler, Beyond Loop Level Parallelism in OpenMP: Accelerators, Tasking and More, pp.161-173 ,
DOI : 10.1007/978-3-642-13217-9_13
PoCC: the Polyhedral Compiler Collection, 2010. ,
Par4All initiative for automatic parallelization, 2010. ,
Implementing the PGI Accelerator model, Proceedings of the 3rd Workshop on General-Purpose Computation on Graphics Processing Units, GPGPU '10, pp.43-50, 2010. ,
DOI : 10.1145/1735688.1735697
JCUDA: A Programmer-Friendly Interface for Accelerating Java Programs with CUDA, Proceedings of the 15th International Euro-Par Conference on Parallel Processing, 2009. ,
DOI : 10.1007/978-3-540-85261-2_6