An Efficient Hardware Architecture without Line Memories for Morphological Image Processing - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2008

An Efficient Hardware Architecture without Line Memories for Morphological Image Processing

(1) , (1) , (1)
1

Résumé

In this paper, we present a novel hardware architecture to, achieve erosion and dilation with a large structuring element. We are, proposing a modification of HGW algorithm with a block mirroring, scheme to ease the propagation and memory access and to minimize, memory consumption. It allows to suppress the needs for backward scan-, ning and gives the possibility for hardware architecture to process very, large lines with a low latency. It compares well with the Lemonnier's, architecture in terms of ASIC gates area and shows the interest of our, solution by dividing the circuit area by an average of 10.
Fichier principal
Vignette du fichier
HGWimproved.pdf (625.57 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-00834012 , version 1 (13-06-2013)

Identifiants

Citer

Christophe Clienti, Michel Bilodeau, Serge Beucher. An Efficient Hardware Architecture without Line Memories for Morphological Image Processing. 10th International Conference on Advanced Concepts for Intelligent Vision Systems (ACIVS 2008), Oct 2008, Juan les Pins, France. pp.147-156, ⟨10.1007/978-3-540-88458-3_14⟩. ⟨hal-00834012⟩
139 Consultations
307 Téléchargements

Altmetric

Partager

Gmail Facebook Twitter LinkedIn More