C. Alias, A. Darte, and A. Plesco, Optimizing DDR-SDRAM communications at C-level for automatically-generated hardware accelerators an experience with the Altera C2H HLS tool, ASAP 2010, 21st IEEE International Conference on Application-specific Systems, Architectures and Processors, pp.329-332, 2010.
DOI : 10.1109/ASAP.2010.5540967

URL : https://hal.archives-ouvertes.fr/inria-00482035

A. I. Barvinok, A polynomial time algorithm for counting integral points in polyhedra when the dimension is fixed, pp.566-572, 1993.

P. Bonnot, F. Lemonnier, G. Edelin, G. Gaillat, O. Ruch et al., Definition and SIMD Implementation of a Multi-Processing Architecture Approach on FPGA, 2008 Design, Automation and Test in Europe, pp.610-615, 2008.
DOI : 10.1109/DATE.2008.4484744

B. Creusillet and F. Irigoin, Interprocedural Array Region Analyses, International Journal of Parallel Programming, vol.2, issue.3, pp.513-546, 1996.
DOI : 10.1007/BF03356758

URL : https://hal.archives-ouvertes.fr/hal-00752611

G. Genest, R. Chamberlain, and R. J. Bruce, Programming an FPGAbased super computer using a C-to-VHDL compiler: DIME-C, In: AHS. pp, pp.280-286, 2007.

Z. Guo, W. Najjar, and B. Buyukkurt, Efficient hardware code generation for FPGAs, ACM Transactions on Architecture and Code Optimization, vol.5, issue.1, pp.1-26, 2008.
DOI : 10.1145/1369396.1369402

F. Irigoin, P. Jouvelot, and R. Triolet, Semantical interprocedural parallelization: An overview of the PIPS project, International Conference on Supercomputing, 1991.
URL : https://hal.archives-ouvertes.fr/hal-00984684

K. Karimi, N. G. Dickson, and F. Hamze, A performance comparison of CUDA and OpenCL, p.2581, 2010.

V. V. Kindratenko, R. J. Brunner, and A. D. Myers, Mitrion-C Application Development on SGI Altix 350/RC100, 15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2007), pp.239-250, 2007.
DOI : 10.1109/FCCM.2007.17

S. Lee, S. J. Min, and R. Eigenmann, OpenMP to GPGPU: a compiler framework for automatic translation and optimization, PPoPP '09, pp.101-110, 2009.

C. Liao, D. J. Quinlan, R. Vuduc, and T. Panas, Effective source-tosource outlining to support whole program empirical optimization, International Workshop on Languages and Compilers for Parallel Computing (LCPC), 2009.
DOI : 10.1007/978-3-642-13374-9_21

S. J. Orfanidis, Introduction to signal processing, 1995.

P. Tu and D. A. Padua, Automatic array privatization In: Compiler Optimizations for Scalable Parallel Systems Languages, pp.247-284, 2001.

M. Wolfe, Implementing the PGI Accelerator model, Proceedings of the 3rd Workshop on General-Purpose Computation on Graphics Processing Units, GPGPU '10, pp.43-50, 2010.
DOI : 10.1145/1735688.1735697

L. Zhou, Complexity estimation in the pips parallel programming environment, In: CONPAR. pp, pp.845-846, 1992.
DOI : 10.1007/3-540-55895-0_518