M. Amini, C. Ancourt, F. Coelho, B. Creusillet, S. Guelton et al., PIPS Is not (just) Polyhedral Software, First International Workshop on Polyhedral Compilation Techniques, 2011.
URL : https://hal.archives-ouvertes.fr/hal-00744312

M. Amini, B. Creusillet, S. Even, R. Keryell, O. Goubier et al., Par4All: From Convex Array Regions to Heterogeneous Computing, 2nd International Workshop on Polyhedral Compilation Techniques, 2012.
URL : https://hal.archives-ouvertes.fr/hal-00744733

R. Barrère, M. Beemster, and R. , SME-C ? C99 with pragma and API for parallel execution, streaming, processor mapping and communication generation, 2012.

M. M. Baskaran, U. Bondhugula, S. Krishnamoorthy, J. Ramanujam, A. Rountev et al., A compiler framework for optimization of affine loop nests for GPG- PUs, Proceedings of the 22nd annual international conference on Supercomputing, ICS, pp.225-234, 2008.

C. Bastoul, Improving Data Locality in Static Control Programs, 2004.
DOI : 10.1007/3-540-36579-6_23

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.106.5443

M. W. Benabderrahmane, L. N. Pouchet, A. Cohen, and C. Bastoul, The Polyhedral Model Is More Widely Applicable Than You Think, Proceedings of the 19th joint European conference on Theory and Practice of Software, international conference on Compiler Construction, pp.283-303, 2010.
DOI : 10.1007/978-3-642-11970-5_16

URL : https://hal.archives-ouvertes.fr/inria-00551087

A. Buss, I. Harshvardhan, O. Papadopoulos, T. Pearce, . Smith et al., STAPL, Proceedings of the 3rd Annual Haifa Experimental Systems Conference on, SYSTOR '10, pp.1-14, 2010.
DOI : 10.1145/1815695.1815713

C. Chen, J. Chame, and M. Hall, CHiLL: A framework for composing high-level loop transformations, 2008.

B. Creusillet, Array Region Analyses and Applications, 1996.
DOI : 10.1007/bf03356758

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.217.3352

B. Creusillet and F. Irigoin, Interprocedural analyses of Fortran programs, Parallel Computing, vol.24, issue.3-4, pp.3-4, 1998.
DOI : 10.1016/S0167-8191(98)00028-3

URL : https://hal.archives-ouvertes.fr/hal-00752825

P. Feautrier, Dataflow analysis of array and scalar references, International Journal of Parallel Programming, vol.24, issue.4, pp.23-53, 1991.
DOI : 10.1007/BF01407931

B. Franke and M. O. Boyle, Array recovery and high-level transformations for DSP applications, ACM Transactions on Embedded Computing Systems, vol.2, issue.2, pp.132-162, 2003.
DOI : 10.1145/643470.643472

M. Frigo and S. G. Johnson, The Design and Implementation of FFTW3, Special issue on " Program Generation, Optimization, and Platform Adaptation, pp.216-231, 2005.
DOI : 10.1109/JPROC.2004.840301

M. Harris, An OpenACC Example (Part 2), 2012.

F. High-performance and . Forum, High Performance Fortran Language Specification Version 1.0 CRPC-TR 92225, Center for Research on Parallel Computation, 1993.

F. High-performance and . Forum, High Performance Fortran Language Specification " , Version 2.0, Center for Research on Parallel Computation, 1997.

. Intel, Intel Threading Building Blocks for Open Source (Intel TBB), p.2012

F. Irigoin, P. Jouvelot, and R. Triolet, Semantical Interprocedural Parallelization: An Overview of the PIPS project, International Conference on Supercomputing, pp.144-151, 1991.
URL : https://hal.archives-ouvertes.fr/hal-00984684

K. Kennedy, C. Koelbel, and H. Zima, The rise and fall of high performance Fortran, Communications of the ACM, vol.54, issue.11, pp.74-82, 2011.
DOI : 10.1145/2018396.2018415

C. Lengauer, Loop parallelization in the polytope model, Proceedings of the 4th International Conference on Concurrency Theory, CONCUR '93, pp.398-416, 1993.
DOI : 10.1007/3-540-57208-2_28

]. E. Lenormand and G. Edelin, An industrial perspective: A pragmatic high-end signal processing design environment at THALES, International Conference on Embedded Computer Systems: Architectures, MOdeling and Simulation (SAMOS), 2003.

C. Liao, D. J. Quinlan, J. J. Willcock, and T. Panas, Extending Automatic Parallelization to Optimize High-Level Abstractions for Multicore, Proceedings of the 5th International Workshop on OpenMP: Evolving OpenMP in an Age of Extreme Parallelism , IWOMP '09, pp.28-41978, 2009.
DOI : 10.1007/3-540-45009-2_2

V. Maslov and S. Not, Delinearization: an efficient way to break multiloop dependence equations, pp.152-161, 1992.

O. Members, The OpenACC TM Application Programming Interface Version 1.0, OpenACC Members, 2011.

L. N. Pouchet, PoCC: the Polyhedral Compiler Collection Package, 2012.

D. Quinlan, C. Liao, T. Panas, R. Matzke, M. Schordan et al., A Tool for Building Source-to-Source Translators, 2012.

. Silkan, Par4All ? Single Source, Multiple Targets, 2012.

J. Singler, P. Sanders, and F. Putze, MCSTL: The Multi-core Standard Template Library, Euro-Par 2007 Parallel Processing, pp.682-694978, 2007.
DOI : 10.1007/978-3-540-74466-5_72

URL : http://algo2.iti.kit.edu/singler/mcstl/ppopp040-singler.pdf

E. Stoltz, Effective Compiler Utilization, Linux Supercluster User's Conference, 2000.

R. Triolet, P. Feautrier, and F. Irigoin, Direct Parallelization of Call Statements, ACM SIGPLAN Symposium on Compiler Construction, pp.176-185, 1986.
DOI : 10.1145/13310.13329